Translation lookaside buffer management

نویسندگان

چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A partitioned translation lookaside buffer approach to reducing address bandwith

This paper presents a simple modification of a computing system’s virtual memory hardware that can sharply reduce the number of pins required to transmit address information between a single chip processor and off-chip memory. By partitioning the virtual memory system’s translation lookaside buffer (TLB) so that the virtual page numbers are stored in a cache on the processor chip and correspond...

متن کامل

Translation Lookaside Buffer Synchronization in a Multiprocessor System

Most current computer architectures use a high−speed cache to translate user virtual addresses into physical memory addresses. On machines that require software to implement cache fills and invalidations, the software task is fairly straightforward. In a multi−processor multi−cache configuration, however, where processes are allowed to migrate across processors, there is an inherant synchroniza...

متن کامل

Multi-dimensional Translation Lookaside Buuers

The steady reduction in physical memory costs, increases in memory density, CPU speed, virtual address size, application complexity and working set size are placing pressure on the overall performance of computer systems. In particular, pressures are increasing on the address translation mechanism as greater process execution time is being consumed by virtual memory management mechanisms. Many ...

متن کامل

Reasoning about Translation Lookaside Buffers

The main security mechanism for enforcing memory isolation in operating systems is provided by page tables. The hardware-implemented Translation Lookaside Buffer (TLB) caches these, and therefore the TLB and its consistency with memory are security critical for OS kernels, including formally verified kernels such as seL4. If performance is paramount, this consistency can be subtle to achieve; y...

متن کامل

DELFT-JAVA Link Translation Buffer

We describe the hardware support in the DELFT-JAVA processor which enables efficient dynamic linking of JAVA programs. The proposed mechanism supports method invocation of dynamically linked classes through the use of a Link Translation Buffer (LTB). Since our Instruction Set Architecture directly supports dynamically linked method invocation, the Link Translation Buffer is architecturally tran...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: «System analysis and applied information science»

سال: 2019

ISSN: 2414-0481,2309-4923

DOI: 10.21122/2309-4923-2019-4-20-24